( en | de | ru )

 

Disambiguation of "Yoshihara, Yoshiaki"

Author of the publication

copydeleteadd this publication to your clipboard
A dynamic reconfigurable RF circuit architecture.

, , , and . ASP-DAC, page 683-686. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoshiaki Ueda

Yoshiaki Uyeyama

Sunami Yoshiaki

 

Other publications of authors with the same name

A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS., , , , , and . ESSCIRC, page 472-475. IEEE, (2007)A 0.171-mW, 2.4-GHz Class-D VCO with dynamic supply voltage control., , and . ESSCIRC, page 339-342. IEEE, (2014)Inductance-Tuned LC-VCO for Reconfigurable RF Circuit Design., , , , and . IEICE Electron. Express, 1 (7): 156-159 (2004)A Wideband CMOS LC-VCO Using Variable Inductor., , , , and . ASP-DAC, page 98-99. IEEE Computer Society, (2007)A 60-GHz Phase-Locked Loop with Inductor-Less Wide Operation Range Prescaler in 90-nm CMOS., , , , , and . IEICE Trans. Electron., 92-C (6): 785-791 (2009)A 60-GHz CMOS Receiver Front-End With Frequency Synthesizer., , , , , , , and . IEEE J. Solid State Circuits, 43 (4): 1030-1037 (2008)An all-digital 8-DPSK polar transmitter with second-order approximation scheme and phase rotation-constant digital PA for bluetooth EDR in 65nm CMOS., , , and . ISSCC, page 174-176. IEEE, (2011)All-digital single-inductor multiple-output DC-DC converter with over 65.3% efficiency in 1 uW to 50 mW load range and 86.3% peak efficiency., , , , and . A-SSCC, page 213-216. IEEE, (2016)A dynamic reconfigurable RF circuit architecture., , , and . ASP-DAC, page 683-686. ACM Press, (2005)