( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Inductance-Tuned LC-VCO for Reconfigurable RF Circuit Design.

, , , , и . IEICE Electron. Express, 1 (7): 156-159 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yoshiaki Ueda

Yoshiaki Uyeyama

Sunami Yoshiaki

 

Другие публикации лиц с тем же именем

A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS., , , , , и . ESSCIRC, стр. 472-475. IEEE, (2007)A 0.171-mW, 2.4-GHz Class-D VCO with dynamic supply voltage control., , и . ESSCIRC, стр. 339-342. IEEE, (2014)Inductance-Tuned LC-VCO for Reconfigurable RF Circuit Design., , , , и . IEICE Electron. Express, 1 (7): 156-159 (2004)A Wideband CMOS LC-VCO Using Variable Inductor., , , , и . ASP-DAC, стр. 98-99. IEEE Computer Society, (2007)A 60-GHz Phase-Locked Loop with Inductor-Less Wide Operation Range Prescaler in 90-nm CMOS., , , , , и . IEICE Trans. Electron., 92-C (6): 785-791 (2009)A 60-GHz CMOS Receiver Front-End With Frequency Synthesizer., , , , , , , и . IEEE J. Solid State Circuits, 43 (4): 1030-1037 (2008)An all-digital 8-DPSK polar transmitter with second-order approximation scheme and phase rotation-constant digital PA for bluetooth EDR in 65nm CMOS., , , и . ISSCC, стр. 174-176. IEEE, (2011)All-digital single-inductor multiple-output DC-DC converter with over 65.3% efficiency in 1 uW to 50 mW load range and 86.3% peak efficiency., , , , и . A-SSCC, стр. 213-216. IEEE, (2016)A dynamic reconfigurable RF circuit architecture., , , и . ASP-DAC, стр. 683-686. ACM Press, (2005)