Author of the publication

A Compact E-Band Load-Modulation Balanced Power Amplifier Using Coupled Transmission-Line Output Network Achieving 22.1-dBm Psat and 34.9%/12.2% Efficiency at Psat/6-dB PBO.

, , , , and . A-SSCC, page 1-3. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8.2-to-21.5 GHz Dual-Core Quad-Mode Orthogonal-Coupled VCO with Concurrently Dual-Output using Parallel 8-Shaped Resonator., , , , , , and . CICC, page 1-2. IEEE, (2021)International Solid-State Circuits Conference 2019 aims at "envisioning the future"., and . Sci. China Inf. Sci., 62 (6): 67401:1-67401:2 (2019)A Compact E-Band Load-Modulation Balanced Power Amplifier Using Coupled Transmission-Line Output Network Achieving 22.1-dBm Psat and 34.9%/12.2% Efficiency at Psat/6-dB PBO., , , , and . A-SSCC, page 1-3. IEEE, (2023)An Enhanced Class-F Dual-Core VCO With Common-Mode-Noise Self-Cancellation and Isolation Technique., , , , , , , and . IEEE J. Solid State Circuits, 59 (8): 2441-2454 (August 2024)A Fully Integrated QPSK/16-QAM D-Band CMOS Transceiver With Mixed-Signal Baseband Circuitry Realizing Digital Interfaces., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 59 (10): 3123-3141 (October 2024)An 11.4-to-16.4GHz FMCW Digital PLL with Cycle-slipping Compensation and Back-tracking DPD Achieving 0.034% RMS Frequency Error under 3.4-GHz Chirp Bandwidth and 960-MHz/μs Chirp Slope., , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)A 122-168GHz Radar/Communication Fusion-Mode Transceiver with 30GHz Chirp Bandwidth, 13dBm Psat, and 8.3dBm OP1dB in 28nm CMOS., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2021)A 44-52 GHz Reflection-type Phase Shifter with 1.4° Phase Resolution in 28nm CMOS Process., , , , and . ICTA, page 15-16. IEEE, (2020)Optimization methods for high inductance-density inductors for high speed integrated circuits., , , , and . ICTA, page 243-244. IEEE, (2021)A 22.8 GHz to 32.8 GHz Compact Power Amplifier with a 15 dBm Output P1dB and 36.5% Peak PAE in 65-nm CMOS., , , , , , and . ICTA, page 84-85. IEEE, (2022)