( en | de | ru )

 

Disambiguation of "Hager, Georg"

Author of the publication

copydeleteadd this publication to your clipboard
Asynchronous MPI for the Masses

, , , and . CoRR, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georg Hager

Georg Meinardus-Hager

Gerhard Hagerer Technical University Munich

Hermann Hager

Hans Hager

 

Other publications of authors with the same name

Performance Engineering for a Tall & Skinny Matrix Multiplication Kernel on GPUs., , , and . CoRR, (2019)Comparison of different propagation steps for lattice Boltzmann methods., , , and . Comput. Math. Appl., 65 (6): 924-935 (2013)Making Applications Faster by Asynchronous Execution: Slowing Down Processes or Relaxing MPI Collectives., , , and . CoRR, (2023)Core-Level Performance Engineering with the Open-Source Architecture Code Analyzer (OSACA) and the Compiler Explorer., and . ICPE (Companion), page 127-131. ACM, (2023)Performance Modeling of Streaming Kernels and Sparse Matrix-Vector Multiplication on A64FX., , , , , , and . PMBS@SC, page 1-7. IEEE, (2020)SPEChpc 2021 Benchmarks on Ice Lake and Sapphire Rapids Infiniband Clusters: A Performance and Energy Case Study., , and . SC Workshops, page 1245-1254. ACM, (2023)Opening the Black Box: Performance Estimation during Code Generation for GPUs., , , , and . SBAC-PAD, page 22-32. IEEE, (2021)Propagation and Decay of Injected One-Off Delays on Clusters: A Case Study., , and . CLUSTER, page 1-10. IEEE, (2019)Optimization of an Electromagnetics Code with Multicore Wavefront Diamond Blocking and Multi-dimensional Intra-Tile Parallelization., , , , , and . IPDPS, page 142-151. IEEE Computer Society, (2016)The world's fastest CPU and SMP node: Some performance results from the NEC SX-9., , and . IPDPS, page 1-8. IEEE, (2009)