( en | de | ru )

 

Disambiguation of "Wellein, Gerhard"

Author of the publication

copydeleteadd this publication to your clipboard
Performance Modeling of Streaming Kernels and Sparse Matrix-Vector Multiplication on A64FX.

, , , , , , and . PMBS@SC, page 1-7. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gerhard Wellein

Hermann Wellein

Christian Wellein

Gerhard Schröck

Risk management and value creation in financial institutions. Uni Augsburg, (2001)

Johannes Gerhard

Normal vectors for the robust design of dynamical systems. TU Aachen, (2010)
 

Other publications of authors with the same name

Exact Numerical Treatment of Finite Quantum Systems Using Leading-Edge Supercomputers., , , and . HPSC, page 165-177. Springer, (2003)Asynchronous MPI for the Masses, , , and . CoRR, (2013)Delay Propagation and Overlapping Mechanisms on Clusters: A Case Study of Idle Periods based on Workload, Communication, and Delay Granularity., , and . CoRR, (2019)LIKWID: Lightweight Performance Tools., , and . CHPC, page 165-175. Springer, (2010)Efficient Temporal Blocking for Stencil Computations by Multicore-Aware Wavefront Parallelization., , , , and . COMPSAC (1), page 579-586. IEEE Computer Society, (2009)Multicore Performance Engineering of Sparse Triangular Solves Using a Modified Roofline Model., , , , , , , and . SBAC-PAD, page 233-241. IEEE, (2018)Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers, , and . CoRR, (2007)Hierarchical hybrid grids: achieving TERAFLOP performance on large scale finite element simulations., , , and . Int. J. Parallel Emergent Distributed Syst., 22 (4): 311-329 (2007)Physical Oscillator Model for Supercomputing., , and . SC Workshops, page 1229-1235. ACM, (2023)Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers., , and . IPDPS, page 1-7. IEEE, (2008)