( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes.

, , , и . ACM J. Emerg. Technol. Comput. Syst., 13 (2): 23:1-23:22 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Davinder Kumar Anand

Raghunathan Ramakrishnan

Devanathan Raghunathan

Amar Frank Anand

Madhankumar Anandhakrishnan

 

Другие публикации лиц с тем же именем

Software Architectural Transformations, , и . (2004)Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips., , , и . DAC, стр. 513-518. ACM, (2000)Ax-BxP: Approximate Blocked Computation for Precision-reconfigurable Deep Neural Network Acceleration., , и . ACM Trans. Design Autom. Electr. Syst., 27 (3): 28:1-28:20 (2022)Security in embedded systems: Design challenges., , , и . ACM Trans. Embed. Comput. Syst., 3 (3): 461-491 (2004)Analyzing the energy consumption of security protocols., , , и . ISLPED, стр. 30-35. ACM, (2003)System-on-Chip Power Management Considering Leakage Power Variations., , , и . DAC, стр. 877-882. IEEE, (2007)High-level energy macromodeling of embedded software., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (9): 1037-1050 (2002)Application-specific heterogeneous multiprocessor synthesis using extensible processors., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (9): 1589-1602 (2006)Generation of distributed logic-memory architectures through high-level synthesis., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (11): 1694-1711 (2005)Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC., , , и . ACM J. Emerg. Technol. Comput. Syst., 13 (2): 20:1-20:20 (2016)