Author of the publication

Refresh Power Reduction of DRAMs in DNN Systems Using Hybrid Voting and ECC Method.

, , , , , and . ITC-Asia, page 41-46. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

General Modular Multiplication by Block Multiplication and Table Lookup., and . ISCAS, page 295-298. IEEE, (1994)Hierarchical Test Integration Methodology for 3-D ICs., , , , , and . IEEE Des. Test, 32 (4): 59-70 (2015)Software-hardware-cooperated built-in self-test scheme for channel-based DRAMs., , , , , , and . ITC-Asia, page 107-111. IEEE, (2017)SRAM delay fault modeling and test algorithm development., , , and . ASP-DAC, page 104-109. IEEE Computer Society, (2004)A self-testing and calibration method for embedded successive approximation register ADC., , , , , , , and . ASP-DAC, page 713-718. IEEE, (2011)3D-IC BISR for stacked memories using cross-die spares., , , , , , , and . VLSI-DAT, page 1-4. IEEE, (2012)A hybrid built-in self-test scheme for DRAMs., , , , , , , , and . VLSI-DAT, page 1-4. IEEE, (2015)A hybrid ECC and redundancy technique for reducing refresh power of DRAMs., , , , , , , and . VTS, page 1-6. IEEE Computer Society, (2013)DLL-Assisted Clock Synchronization Method for Multi-Die ICs., , , and . ICCD, page 473-476. IEEE Computer Society, (2017)A built-in self-repair scheme for DRAMs with spare rows, columns, and bits., , , , , and . ITC, page 1-7. IEEE, (2016)