( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A driving simulator for discovering requirements in complex systems.

, , , , и . SummerSim, стр. 3:1-3:10. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Melvin Harris

Kathleen Harris

Nigel Harris

Horton Harris

Martin Harris

 

Другие публикации лиц с тем же именем

High-performance FPGA implementations of the cryptographic hash function JH., , , и . IET Comput. Digit. Tech., 7 (1): 29-40 (2013)Throughput Optimization of the Cipher Message Authentication Code., , , и . DSP, стр. 495-498. IEEE, (2007)High performance pipelined FPGA implementation of the SHA-3 hash algorithm., , и . MECO, стр. 68-71. IEEE, (2015)Evolution of the e-Museum Concept through Exploitation of Cryptographic Algorithms., , , и . EuroMed, том 7616 из Lecture Notes in Computer Science, стр. 291-300. Springer, (2012)High-throughput Hardware Architectures of the JH Round-three SHA-3 Candidate - An FPGA Design and Implementation Approach., , , , , и . SECRYPT, стр. 126-135. SciTePress, (2012)Pipelined SHA-3 Implementations on FPGA: Architecture and Performance Analysis., , и . CS2@HiPEAC, стр. 13-18. ACM, (2015)Server side hashing core exceeding 3 Gbps of throughput., , , , и . Int. J. Secur. Networks, 2 (3/4): 228-238 (2007)Efficient implementation of the keyed-hash message authentication code (HMAC) using the SHA-1 hash function., , , и . ICECS, стр. 567-570. IEEE, (2004)VLSI design and implementation of reconfigurable cryptographic systems for symmetric encryption., , , и . ICECS, стр. 1-4. IEEE, (2005)Cipher Block Based Authentication Module: a Hardware Design Perspective., , , , и . J. Circuits Syst. Comput., 20 (2): 163-184 (2011)