Author of the publication

On variable ordering of binary decision diagrams for the application of multi-level logic synthesis.

, , and . EURO-DAC, page 50-54. EEE Computer Society, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A heuristic algorithm for LUT-based FPGA technology mapping using the lower bound for DAG covering problem (abstract only)., and . FPGA, page 289. ACM, (2010)An Efficient SAT-Attack Algorithm Against Logic Encryption., and . IOLTS, page 44-47. IEEE, (2019)Multi-operand adder synthesis on FPGAs using generalized parallel counters., , and . ASP-DAC, page 337-342. IEEE, (2010)An Efficient Equivalence Checker for Combinational Circuits.. DAC, page 629-634. ACM Press, (1996)Area Recovery under Depth Constraint for Technology Mapping for LUT-based FPGAs., and . IPSJ Trans. Syst. LSI Des. Methodol., (2009)Character Projection Mask Set Optimization for Enhancing Throughput of MCC Projection Systems., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (12): 3451-3460 (2008)Development of practical ATPG tool with flexible interface., and . ATS, page 129. IEEE, (2006)Cell Library Development Methodology for Throughput Enhancement of Electron Beam Direct-Write Lithography Systems., , , , , , , , , and 1 other author(s). SoC, page 137-140. IEEE, (2005)Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams., , , and . ICCD, page 286-290. IEEE Computer Society, (1990)Binding Refinement for Multiplexer Reduction., and . Inf. Media Technol., 4 (2): 190-199 (2009)