( en | de | ru )

 

Disambiguation of "Agarwal, Amit"

Author of the publication

copydeleteadd this publication to your clipboard
A 1.45GHz 52-to-162GFLOPS/W variable-precision floating-point fused multiply-add unit with certainty tracking in 32nm CMOS.

, , , , , , , and . ISSCC, page 182-184. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Amit Agarwal

Regina Amith-Borchart

Menachem Amitai

Samuel Amiteye

Menachem Amitai

 

Other publications of authors with the same name

Layer Hall effect in a 2D topological axion antiferromagnet, , , , , , , , , and 26 other author(s). Nature, 595 (7868): 521--525 (Jul 21, 2021)Co- Location Resistant Virtual Machine Placement in Cloud Data Centers., and . ICPADS, page 61-68. IEEE, (2018)Exploring 3D Network-on-Chip Architectures and Challenges., , , and . ICCA, page 97-101. IEEE, (2017)Jupiter Rising: A Decade of Clos Topologies and Centralized Control in Google's Datacenter Network., , , , , , , , , and 8 other author(s). SIGCOMM, page 183-197. ACM, (2015)On-Chip High-Resolution Timing Characterization Circuits for Memory IPs., , , , , , and . ESSCIRC, page 377-380. IEEE, (2022)18Gbps, 50mW reconfigurable multi-mode SHA Hashing accelerator in 45nm CMOS., , , , , , , , , and . ESSCIRC, page 210-213. IEEE, (2010)Recommendation Engines: Traditional vs Deep Learning Approaches., , , and . ICCCS, page 1-8. IEEE, (2021)Logarithmic Regret Algorithms for Online Convex Optimization., , , and . COLT, volume 4005 of Lecture Notes in Computer Science, page 499-513. Springer, (2006)Agent-based Simultaneous Optimization of Congestion and Air Pollution: A Real-World Case Study., and . ANT/SEIT, volume 52 of Procedia Computer Science, page 914-919. Elsevier, (2015)A 350mV-900mV 2.1GHz 0.011mm2 regular expression matching accelerator with aging-tolerant low-VMIN circuits in 14nm tri-gate CMOS., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)