Author of the publication

A Highly-Efficient Error Detection Technique for General Matrix Multiplication using Tiled Processing on SIMD Architecture.

, , , , and . ICCD, page 529-536. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Test Challenges in Nanometer Technologies., , , and . J. Electron. Test., 17 (3-4): 209-218 (2001)Preventing integrated circuit piracy via custom encoding of hardware instruction set., , and . ISQED, page 234-241. IEEE, (2016)A system-level solution for managing spatial temperature gradients in thinned 3D ICs., , , and . ISQED, page 88-95. IEEE, (2013)A study on impact of aggressor de-rating in the context of multiple crosstalk effects in circuits., , and . ACM Great Lakes Symposium on VLSI, page 529-534. ACM, (2009)A Highly-Efficient Error Detection Technique for General Matrix Multiplication using Tiled Processing on SIMD Architecture., , , , and . ICCD, page 529-536. IEEE, (2022)A Software Approach Towards Defeating Power Management Side Channel Leakage., and . IOLTS, page 1-7. IEEE, (2022)A Neural Network-Based Approach to Dynamic Core Morphing for AMPs., and . iSES, page 4-9. IEEE, (2023)Remote Device Management via Smart Contracts., and . IEEE Trans. Consumer Electron., 68 (1): 38-46 (2022)Abstraction-Guided Simulation Using Markov Analysis for Functional Verification., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (2): 285-297 (2016)Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors., and . IEEE Trans. Dependable Secur. Comput., 8 (5): 714-727 (2011)