( en | de | ru )

 

Disambiguation of "Kumar, Raghavan"

Author of the publication

copydeleteadd this publication to your clipboard
A system-level solution for managing spatial temperature gradients in thinned 3D ICs.

, , , and . ISQED, page 88-95. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raghavan Vallur

Sarada Raghavan

Raghavan Chinnadurai

Podiyanachari Santhosh Kumar

Rohini Kumar

 

Other publications of authors with the same name

Side-Channel Assisted Modeling Attacks on Feed-Forward Arbiter PUFs Using Silicon Data., and . RFIDSec, volume 9440 of Lecture Notes in Computer Science, page 53-67. Springer, (2015)On Manufacturing Aware Physical Design to Improve the Uniqueness of Silicon-Based Physically Unclonable Functions., , and . VLSID, page 381-386. IEEE Computer Society, (2014)Hybrid modeling attacks on current-based PUFs., and . ICCD, page 493-496. IEEE Computer Society, (2014)A 100Gbps Fault-Injection Attack Resistant AES-256 Engine with 99.1-to-99.99% Error Coverage in Intel 4 CMOS., , , , , and . ISSCC, page 244-245. IEEE, (2023)On Design of Temperature Invariant Physically Unclonable Functions Based on Ring Oscillators., , and . ISVLSI, page 165-170. IEEE Computer Society, (2012)On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors., , and . ISVLSI, page 120-125. IEEE Computer Society, (2012)Low-Clock-Power Digital Standard Cell IPs for High-Performance Graphics/AI Processors in 10nm CMOS., , , , , , , , , and 6 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)Physical Design Strategies for Mitigating Fine-Grained Electromagnetic Side-Channel Attacks., , , , , , , , and . CICC, page 1-2. IEEE, (2021)A 4900- $\mu$ m2 839-Mb/s Side-Channel Attack- Resistant AES-128 in 14-nm CMOS With Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 55 (4): 945-955 (2020)Fine-Grained Electromagnetic Side-Channel Analysis Resilient Secure AES Core with Stacked Voltage Domains and Spatio-temporally Randomized Circuit Blocks., , , , , and . ESSCIRC, page 529-532. IEEE, (2022)