( en | de | ru )

 

Disambiguation of "Torres, Lionel"

Author of the publication

copydeleteadd this publication to your clipboard
Magnetic memory (MRAM), a new area for 2D and 3D SoC/SiP design.

, and . ACM Great Lakes Symposium on VLSI, page 429-430. ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lionel Magloire

Lionel Hernández

Lionel Untereiner

Lionel Gouyet

Lionel Winkelmann

 

Other publications of authors with the same name

Remanent SRAM Structure for Runtime Reconfigurable FPGA., , , and . ReCoSoC, page 124-130. Univ. Montpellier II, (2006)Are coarse grain reconfigurable architectures suitable for cryptography?, , , , and . VLSI-SOC, page 276-281. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Software testing and software fault injection., , , and . DTIS, page 1-6. IEEE, (2015)An in-memory monitoring database for self adaptive MP2SoCs., , , , , , , and . DASIP, page 97-104. IEEE, (2010)A survey on security features in modern FPGAs., , , , and . ReCoSoC, page 1-8. IEEE, (2015)Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor., , , , , and . DATE, page 184-189. IEEE, (2009)A parallelized way to provide data encryption and integrity checking on a processor-memory bus., , , , , and . DAC, page 506-509. ACM, (2006)FPGA-Based Platform for Fast Accurate Evaluation of Ultra Low Power SoC., , and . PATMOS, page 123-128. IEEE, (2018)FlexNode: a reconfigurable Internet of Things node for design evaluation., , , and . SAS, page 1-6. IEEE, (2019)Evaluation of hybrid MRAM/CMOS cells for reconfigurable computing., , , , and . NEWCAS, page 1-6. IEEE, (2013)