( en | de | ru )

 

Disambiguation of "Zhao, Weisheng"

Author of the publication

copydeleteadd this publication to your clipboard
Magnetic memory (MRAM), a new area for 2D and 3D SoC/SiP design.

, and . ACM Great Lakes Symposium on VLSI, page 429-430. ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhao Zhao

Yanning Zhao

Hertz-level ultra-stable laser and its application to high precision spectroscopy. Uni Erlangen-Nürnberg, (2009)

Xiaojian Zhao

Su Zhao

Bingbing Zhao

 

Other publications of authors with the same name

Magnetic memory (MRAM), a new area for 2D and 3D SoC/SiP design., and . ACM Great Lakes Symposium on VLSI, page 429-430. ACM, (2011)Two-bit multi-level spin orbit torque MRAM with the fully one-step write operation., , , and . ICTA, page 142-143. IEEE, (2022)Fully Single Event Double Node Upset Tolerant Design for Magnetic Random Access Memory., , , , , , , , , and 1 other author(s). ISCAS, page 1-5. IEEE, (2021)A Novel In-memory Computing Scheme Based on Toggle Spin Torque MRAM., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 351-356. ACM, (2020)Design and analysis of crossbar architecture based on complementary resistive switching non-volatile memory cells., , , , , , , , , and 4 other author(s). J. Parallel Distributed Comput., 74 (6): 2484-2496 (2014)A Charge-Domain Compute-In-Memory Macro With Cell-Embedded DA Conversion and Two-Stage AD Conversion for Bit-Scalable MAC Operation., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (3): 1077-1081 (March 2024)S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks., , , , , and . CoRR, (2021)Addressing Failure and Aging Degradation in MRAM/MeRAM-on-FDSOI Integration., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 239-250 (2019)Work-in-Progress: Toward Energy-efficient Near STT-MRAM Processing Architecture for Neural Networks., , , , , and . CODES+ISSS, page 13-14. IEEE, (2022)A Novel Multi-Context Non-Volatile Content-Addressable Memory Cell and Multi-Level Architecture for High Reliability and Density., , , , , and . NVMSA, page 1-6. IEEE, (2021)