Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.

B. Li, J. Wei, J. Sun, M. Annavaram, and N. Kim. ACM Trans. Archit. Code Optim., 16 (3): 20:1-20:24 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Wei

Other publications of authors with the same name

Dual Processing Engine Architecture to Speed Up Optimal Ate Pairing on FPGA Platform.Z. Hao, W. Guo, J. Wei, and D. Sun. Trustcom/BigDataSE/ISPA, page 584-589. IEEE, (2016)Exploring new features of high-bandwidth memory for GPUs.B. Li, C. Song, J. Wei, J. Ahn, and N. Kim. IEICE Electron. Express, 13 (14): 20160527 (2016)A Real-Time Naive Bayes Classifier Accelerator on FPGA.Z. Xue, J. Wei, and W. Guo. IEEE Access, (2020)A High Efficient Control Flow Authentication Method Basing on Loop Isolation.Q. Wang, W. Guo, D. Sun, and J. Wei. NCCET, volume 600 of Communications in Computer and Information Science, page 96-103. Springer, (2017)Micro-architectural Features for Malware Detection.H. Peng, J. Wei, and W. Guo. ACA, volume 626 of Communications in Computer and Information Science, page 48-60. Springer, (2016)Analyzing graphics processor unit (GPU) instruction set architectures.K. Mayank, H. Dai, J. Wei, and H. Zhou. ISPASS, page 155-156. IEEE Computer Society, (2015)Fast and Generic Inversion Architectures Over GF(2m) Using Modified Itoh-Tsujii Algorithms.J. Hu, W. Guo, J. Wei, and R. Cheung. IEEE Trans. Circuits Syst. II Express Briefs, 62-II (4): 367-371 (2015)Highly-parallel hardware implementation of optimal ate pairing over Barreto-Naehrig curves.T. Wang, W. Guo, and J. Wei. Integr., (2019)A Systematic Approach to Horizontal Clustering Analysis on Embedded RSA Implementation.F. Shi, J. Wei, D. Sun, and G. Wei. ICPADS, page 901-906. IEEE, (2019)An Area-Efficient Unified Architecture for Multi-Functional Double-Precision Floating-Point Computation.W. Guo, K. Ri, L. Cui, and J. Wei. Journal of Circuits, Systems, and Computers, 24 (10): 1550151:1-1550151:25 (2015)

BibSonomy

Disambiguation of "Wei, Jizeng"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.

Please choose a person to relate this publication to

Wei Wei

Wei Wei

Wei Wei

Wei Wei

Wei Wei

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wei, Jizeng"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.

Please choose a person to relate this publication to

Wei Wei

Wei Wei

Wei Wei

Wei Wei

Wei Wei

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.