( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.

, , , , и . ACM Trans. Archit. Code Optim., 16 (3): 20:1-20:24 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wei Wei

Wei Wei

Wei Wei

Wei Wei

Wei Wei

 

Другие публикации лиц с тем же именем

Exploring new features of high-bandwidth memory for GPUs., , , , и . IEICE Electron. Express, 13 (14): 20160527 (2016)Dual Processing Engine Architecture to Speed Up Optimal Ate Pairing on FPGA Platform., , , и . Trustcom/BigDataSE/ISPA, стр. 584-589. IEEE, (2016)A High Efficient Control Flow Authentication Method Basing on Loop Isolation., , , и . NCCET, том 600 из Communications in Computer and Information Science, стр. 96-103. Springer, (2017)A Real-Time Naive Bayes Classifier Accelerator on FPGA., , и . IEEE Access, (2020)Micro-architectural Features for Malware Detection., , и . ACA, том 626 из Communications in Computer and Information Science, стр. 48-60. Springer, (2016)Analyzing graphics processor unit (GPU) instruction set architectures., , , и . ISPASS, стр. 155-156. IEEE Computer Society, (2015)Fast and Generic Inversion Architectures Over GF(2m) Using Modified Itoh-Tsujii Algorithms., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (4): 367-371 (2015)A Systematic Approach to Horizontal Clustering Analysis on Embedded RSA Implementation., , , и . ICPADS, стр. 901-906. IEEE, (2019)An Area-Efficient Unified Architecture for Multi-Functional Double-Precision Floating-Point Computation., , , и . Journal of Circuits, Systems, and Computers, 24 (10): 1550151:1-1550151:25 (2015)Highly-parallel hardware implementation of optimal ate pairing over Barreto-Naehrig curves., , и . Integr., (2019)