( en | de | ru )

 

Disambiguation of "Wei, Shaojun"

Author of the publication

copydeleteadd this publication to your clipboard
Configuration approaches to improve computing efficiency of coarse-grained reconfigurable multimedia processor.

, , , , , and . FPL, page 1-4. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shaojun Lu

Shaojun Tong

Wei Wei

Wei Wei

Wei Wei

 

Other publications of authors with the same name

Battery aware tasks allocating algorithm for multi-battery operated system., , , and . APCCAS, page 875-878. IEEE, (2010)A reconfigurable multi-processor SoC for media applications., , , , , and . ISCAS, page 2011-2014. IEEE, (2010)A high efficient baseband transceiver for IEEE 802.15.4 LR-WPAN systems., , , , and . ASICON, page 224-227. IEEE, (2011)A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for AI Accelerating., , , , and . ASP-DAC, page 229-234. ACM, (2021)A Systolic Computing-in-Memory Array based Accelerator with Predictive Early Activation for Spatiotemporal Convolutions., , , , , , and . AICAS, page 1-5. IEEE, (2023)Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Constructing Concurrent Data Structures on FPGA with Channels., , , , and . FPGA, page 172-177. ACM, (2019)Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM., , and . DAC, page 84:1-84:6. ACM, (2017)Efficient memory partitioning for parallel data access in multidimensional arrays., , , , and . DAC, page 160:1-160:6. ACM, (2015)MapReduce inspired loop mapping for coarse-grained reconfigurable architecture., , , and . Sci. China Inf. Sci., 57 (12): 1-14 (2014)