( en | de | ru )

 

Disambiguation of "Banerjee, Prithviraj"

Author of the publication

copydeleteadd this publication to your clipboard
High level area, delay and power estimation for FPGAs.

, , and . FPGA, page 249. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prithviraj Sen

Abhishek Banerjee

Prabuddha Banerjee

Mita Banerjee

Nandakishore Banerjee

 

Other publications of authors with the same name

Improving Locality Using a Graph-Based Technique for Detecting Memory Layouts of Arrays., , , and . PPSC, (1999)Streaming Implementation of the ZLIB Decoder Algorithm on an FPGA., , and . ISCAS, page 2329-2332. IEEE, (2009)Processor Tagged Descriptors: A Data Structure for Compiling for Distributed-Memory Multicomputers., , and . IFIP PACT, volume A-50 of IFIP Transactions, page 123-132. North-Holland, (1994)I/O Embedding in Hypercubes., and . ICPP (1), page 331-338. Pennsylvania State University Press, (1988)Potential-NRG: Placement with Incomplete Data., , and . DAC, page 279-282. ACM Press, (1998)Optimization by Simulated Evolution with Applications to Standard Cell Placement., and . DAC, page 20-25. IEEE Computer Society Press, (1990)Functional abstraction of logic gates for switch-level simulation., , , and . EURO-DAC, page 329-333. EEE Computer Society, (1991)Global optimization techniques for automatic parallelization of hybrid applications., and . ICS, page 166-180. ACM, (2001)Multi-state Discriminative Video Segment Selection for Complex Event Classification., and . ACCV (5), volume 9007 of Lecture Notes in Computer Science, page 162-177. Springer, (2014)Interprocedural Array Redistribution Data-Flow Analysis., , and . LCPC, volume 1239 of Lecture Notes in Computer Science, page 435-449. Springer, (1996)