( en | de | ru )

 

Disambiguation of "Preußer, Thomas B."

Author of the publication

copydeleteadd this publication to your clipboard
Design Kernel Exploration Using QBF-Based Boolean Matching.

, and . SiPS, page 219-223. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Preußer

Thomas Preußer

Steffen Preußer

Christian Preußer

Richard Preußer

 

Other publications of authors with the same name

An easy counting lemma., and . Discret. Appl. Math., (2019)Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing., , , , and . ACM Trans. Reconfigurable Technol. Syst., 12 (3): 15:1-15:24 (2019)Post-Training Quantization with Low-precision Minifloats and Integers on FPGAs., , , , , , and . CoRR, (2023)HyperLogLog Sketch Acceleration on FPGA., , , , , and . FPL, page 47-56. IEEE, (2020)Everything You Always Wanted to Know About Embedded Trace., , , , and . Computer, 55 (2): 34-43 (2022)On the RTL Implementation of FINN Matrix Vector Unit., , , , and . ACM Trans. Embed. Comput. Syst., 22 (6): 94:1-94:27 (November 2023)Solving Sudokus through an incidence matrix on an FPGA., , and . FPT, page 465-469. IEEE, (2010)An Embedded GC Module with Support for Multiple Mutators and Weak References., , and . ARCS, volume 5974 of Lecture Notes in Computer Science, page 25-36. Springer, (2010)Inference of quantized neural networks on heterogeneous all-programmable devices., , , and . DATE, page 833-838. IEEE, (2018)Generic and universal parallel matrix summation with a flexible compression goal for Xilinx FPGAs.. FPL, page 1-7. IEEE, (2017)