( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 0.6-to-1.1V Computationally Regulated Digital LDO with 2.79-Cycle Mean Settling Time and Autonomous Runtime Gain Tracking in 65nm CMOS.

, , , , и . ISSCC, стр. 230-232. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Madan Sathe

Saket Sathe

Nita Sathe-Meis

Richard Satherley

 

Другие публикации лиц с тем же именем

CANDLES: Channel-Aware Novel Dataflow-Microarchitecture Co-Design for Low Energy Sparse Neural Network Acceleration., , , , и . HPCA, стр. 876-891. IEEE, (2022)Exploring computation-communication tradeoffs in camera systems., , , , , , , и . IISWC, стр. 177-186. IEEE Computer Society, (2017)Regenerative Breaking: Recovering Stored Energy from Inactive Voltage Domains for Energy-efficient Systems-on-Chip., , и . ISLPED, стр. 94-99. ACM, (2016)Tutorial 4A: Supply voltage noise and mitigation for real world SoCs., и . SoCC, стр. 1-3. IEEE, (2016)A Reconfigurable Digital Beamforming V-Band Phased-Array Receiver., , , , , и . ESSCIRC, стр. 493-496. IEEE, (2022)A 0.6-to-1.1V Computationally Regulated Digital LDO with 2.79-Cycle Mean Settling Time and Autonomous Runtime Gain Tracking in 65nm CMOS., , , , и . ISSCC, стр. 230-232. IEEE, (2019)Bandwidth Extension on Raw Audio via Generative Adversarial Networks., и . CoRR, (2019)MATIC: Learning around errors for efficient low-voltage neural network accelerators., , , , , и . DATE, стр. 1-6. IEEE, (2018)Computationally Enabled Total Energy Minimization Under Performance Requirements for a Voltage-Regulated 0.38-to-0.58V Microprocessor in 65nm CMOS., , , , и . ISSCC, стр. 312-314. IEEE, (2019)A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression in Standard 65nm CMOS., , , , , и . ESSCIRC, стр. 77-80. IEEE, (2019)