Author of the publication

Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.

, , , and . DAC, page 26:1-26:6. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design., , and . DAC, page 446-451. ACM Press, (1999)Characterizing SEU Cross Sections of 12- and 28-nm SRAMs for 6.0, 8.0, and 14.8 MeV Neutrons., , , , , , and . IRPS, page 1-6. IEEE, (2023)DC Magnetic Field-Based Analytical Localization Robust to Known Stationary Magnetic Object., , and . MWSCAS, page 1-4. IEEE, (2022)Mode-wise Voltage-scalable Design with Activation-aware Slack Assignment for Energy Minimization., , , , , and . ASP-DAC, page 284-290. ACM, (2021)Proactive Supply Noise Mitigation with Low-Latency Minor Voltage Regulator and Lightweight Current Prediction., and . ITC, page 1-8. IEEE, (2020)A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process., , and . ASP-DAC, page 545-546. IEEE Computer Society, (2004)Jitter amplifier for oscillator-based true random number generator., , and . ASP-DAC, page 81-82. IEEE, (2011)Trade-off analysis between timing error rate and power dissipation for adaptive speed control with timing error prediction., , , and . ASP-DAC, page 266-271. IEEE, (2009)Soft Error and Its Countermeasures in Terrestrial Environment., and . ASP-DAC, page 617-622. IEEE, (2020)An oscillator-based true random number generator with process and temperature tolerance., , and . ASP-DAC, page 4-5. IEEE, (2015)