( en | de | ru )

 

Disambiguation of "Sato, Hidenori"

Author of the publication

copydeleteadd this publication to your clipboard
Realizing Energy-Efficient MultiCore Processors by Utilizing Speculative Thread-Level Parallelism.

, , , , , and . Int. J. Comput. Their Appl., 14 (2): 79-91 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hidenori Sakuma

Makoto Sato

Nobuko Sato

Fujio Sato

Satô Saburô

 

Other publications of authors with the same name

A single-chip MPEG2 422@ML video, audio, and system encoder with a 162-MHz media-processor and dual motion estimation cores., , , , , , , , , and 5 other author(s). CICC, page 95-98. IEEE, (1999)Optimizing Network 3D Data Transmissions for Interactive Applications., , and . PG, page 419-420. IEEE Computer Society, (2000)Improving Energy Efficiency Via Speculative Multithreading on MultiCore Processors., , , , , and . PATMOS, volume 4148 of Lecture Notes in Computer Science, page 553-562. Springer, (2006)A Balanced-Mesh Clock Routing Technique Using Circuit Partitioning., , and . ED&TC, page 237-243. IEEE Computer Society, (1996)Hexagonal Image Representation for 3-D Photorealistic Reconstruction., , , and . ICPR (2), page 672-676. IEEE Computer Society, (2002)A static and dynamic energy reduction technique for I-cache and BTB in embedded processors., and . ASP-DAC, page 830-833. IEEE Computer Society, (2004)Realizing Energy-Efficient MultiCore Processors by Utilizing Speculative Thread-Level Parallelism., , , , , and . Int. J. Comput. Their Appl., 14 (2): 79-91 (2007)A Mirror Metaphor Interaction System: Touching Remote Real Objects in an Augmented Reality Environment., , , , , , , and . ISMAR, page 350-351. IEEE Computer Society, (2003)A 99-mm2, 0.7-W, single-chip MPEG-2 422P@ML video, audio, and system encoder with a 64-Mbit embedded DRAM for portable 422P@HL encoder system., , , , , , , , , and 6 other author(s). CICC, page 425-428. IEEE, (2001)MPEG-2 4: 2: 2@HL encoder chip set., , , , , , , , , and . ISCAS, page 41-44. IEEE, (2000)