( en | de | ru )

 

Disambiguation of "Benini, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
SALSA: Simulated Annealing based Loop-Ordering Scheduler for DNN Accelerators.

, , , , and . AICAS, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anke Benini

Jochen Benini

Aldo Albert Benini

Luca Rizzini

Luca Tranchini

 

Other publications of authors with the same name

Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating., , , , and . PATMOS, volume 5349 of Lecture Notes in Computer Science, page 42-51. Springer, (2008)05141 Abstracts Collection - Power-aware Computing Systems., , , and . Power-aware Computing Systems, volume 05141 of Dagstuhl Seminar Proceedings, Internationales Begegnungs- und Forschungszentrum für Informatik (IBFI), Schloss Dagstuhl, Germany, (2005)TransLib: A Library to Explore Transprecision Floating-Point Arithmetic on Multi-Core IoT End-Nodes., , , and . DATE, page 1-2. IEEE, (2023)AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads., , , , and . DATE, page 1-6. IEEE, (2023)Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks., , , , and . ED&TC, page 514-520. IEEE Computer Society, (1997)Analyzing Memory Interference of FPGA Accelerators on Multicore Hosts in Heterogeneous Reconfigurable SoCs., , , and . DATE, page 1152-1155. IEEE, (2021)Design for Testability of Gated-Clock FSMs., , and . ED&TC, page 589-597. IEEE Computer Society, (1996)MemPool-3D: Boosting Performance and Efficiency of Shared-L1 Memory Many-Core Clusters with 3D Integration., , , , , , , , and . DATE, page 394-399. IEEE, (2022)3D-LIN: A configurable low-latency interconnect for multi-core clusters with 3D stacked L1 memory., , , , and . VLSI-SoC, page 30-35. IEEE, (2012)Predicting Hard Disk Failures in Data Centers Using Temporal Convolutional Neural Networks., , , , , and . Euro-Par Workshops, volume 12480 of Lecture Notes in Computer Science, page 277-289. Springer, (2020)