( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A fully-integrated 10.5µW miniaturized (0.125mm2) wireless neural sensor.

, , , , и . VLSIC, стр. 72-73. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alon Geller

Noga Alon

Alon Tauber

Leonard Ekangwo Elad

Alon Padovicz

 

Другие публикации лиц с тем же именем

A 4.78mm2 fully-integrated neuromodulation SoC combining 64 acquisition channels with digital compression and simultaneous dual stimulation., , , , , , , и . VLSIC, стр. 1-2. IEEE, (2014)A 6b 46GS/s ADC with >23GHz BW and sparkle-code error correction., и . VLSIC, стр. 162-. IEEE, (2015)A scalable massive MIMO array architecture based on common modules., , , , , , и . ICC Workshops, стр. 1310-1315. IEEE, (2015)A frequency-reconfigurable multi-standard 65nm CMOS digital transmitter with LTCC interposers., , , , , , , , и . A-SSCC, стр. 345-348. IEEE, (2014)A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET., , , , , , , , , и . ESSCIRC, стр. 322-325. IEEE, (2018)Design of high-speed wireline transceivers for backplane communications in 28nm CMOS., , , , , , , , , и 1 other автор(ы). CICC, стр. 1-4. IEEE, (2012)A 12.8GS/s time-interleaved SAR ADC with 25GHz 3dB ERBW and 4.6b ENOB., и . CICC, стр. 1-4. IEEE, (2013)Design and Automatic Generation of High-Speed Circuits for Wireline Communications., , и . ISOCC, стр. 40-41. IEEE, (2019)A 32nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55W/mm2 at 81% efficiency., , , , , и . ISSCC, стр. 210-211. IEEE, (2010)A 65-nm CMOS I/Q RF Power DAC With 24- to 42-dB Third-Harmonic Cancellation and Up to 18-dB Mixed-Signal Filtering., , , , и . IEEE J. Solid State Circuits, 53 (4): 1127-1138 (2018)