Author of the publication

Ultralow-power high-speed flip-flop based on multimode FinFETs.

, , , , , and . Sci. China Inf. Sci., 59 (4): 042404:1-042404:11 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Employing the mixed FBB/RBB in the design of FinFET logic gates., , , , , , and . ASICON, page 1-4. IEEE, (2015)A high-efficient and accurate fault model aiming at FPGA-based AES cryptographic applications., , , , , , and . ASICON, page 1-4. IEEE, (2015)A design of high performance full adder with memristors., , and . ASICON, page 746-479. IEEE, (2017)The Synthesis Method of Logic Circuits Based on the NMOS-Like RRAM Gates., , , and . IEEE Access, (2021)The synthesis method of logic circuits based on the iMemComp gates., , , , , and . Integr., (2020)A Hybrid Spiking Recurrent Neural Network on Hardware for Efficient Emotion Recognition., , , , and . AICAS, page 332-335. IEEE, (2022)An Area-Efficient and Robust Memristive LUT Based on the Enhanced Scouting Logic Cells., , , and . ISCAS, page 2571-2575. IEEE, (2022)A 28nm 64Kb SRAM based Inference-Training Tri-Mode Computing-in-Memory Macro., , , , , and . ISCAS, page 2561-2565. IEEE, (2022)An Efficient Spiking Neural Network Accelerator with Sparse Weight., , , , and . BioCAS, page 1-5. IEEE, (2023)The logic obfuscation of LFSR with the crosstalk based polymorphic gate., , , and . AsianHOST, page 1-6. IEEE, (2021)