Author of the publication

Scalability Limitations of Processing-in-Memory using Real System Evaluations.

, , , , , , , , , , and . SIGMETRICS/Performance (Abstracts), page 63-64. ACM, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Leveraging Silicon-Photonic NoC for Designing Scalable GPUs., , , , , and . ICS, page 273-282. ACM, (2015)Accelerating Drugs Discovery with Deep Reinforcement Learning: An Early Approach., , , , , and . ICPP Workshops, page 6:1-6:8. ACM, (2018)STONNE: Enabling Cycle-Level Microarchitectural Simulation for DNN Inference Accelerators., , , and . IISWC, page 201-213. IEEE, (2021)Accelerating Polynomial Multiplication for Homomorphic Encryption on GPUs., , , , , , , , and . SEED, page 61-72. IEEE, (2022)Flexagon: A Multi-dataflow Sparse-Sparse Matrix Multiplication Accelerator for Efficient DNN Processing., , , , , and . ASPLOS (3), page 252-265. ACM, (2023)A G-Line-Based Network for Fast and Efficient Barrier Synchronization in Many-Core CMPs., , and . ICPP, page 267-276. IEEE Computer Society, (2010)CellStats: A Tool to Evaluate the Basic Synchronization and Communication Operations of the Cell BE., , and . PDP, page 261-268. IEEE Computer Society, (2008)Secure communications in wireless network-on-chips., and . AISTECS@HiPEAC, page 27-32. ACM, (2017)Design Space Exploration of Accelerators and End-to-End DNN Evaluation with TFLITE-SOC., , , , , , and . SBAC-PAD, page 10-19. IEEE, (2020)Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs., , , , , , and . DATE, page 491-496. IEEE, (2012)