Author of the publication

A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA.

, , and . IEICE Trans. Inf. Syst., 101-D (2): 376-386 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Study on Joint Trajectory Planning of Multilegged Robot with Redundant Degrees of Freedom Legs using the Screw Theory., , , , , , and . MHS, page 1-5. IEEE, (2018)Non-readily identifiable data collaboration analysis for multiple datasets including personal information., , , , , and . CoRR, (2022)Hummingbird-bat hybrid wing by 3-D printing., , and . ICRA, page 3404-3410. IEEE, (2023)An FPGA Realization of OpenPose Based on a Sparse Weight Convolutional Neural Network., , , and . FPT, page 310-313. IEEE, (2018)A fully connected layer elimination for a binarizec convolutional neural network on an FPGA., , and . FPL, page 1-4. IEEE, (2017)A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA., , and . IEICE Trans. Inf. Syst., 101-D (2): 376-386 (2018)A Lightweight YOLOv2: A Binarized CNN with A Parallel Support Vector Regression for an FPGA., , , and . FPGA, page 31-40. ACM, (2018)A demonstration of the GUINNESS: A GUI based neural NEtwork SyntheSizer for an FPGA., , , , and . FPL, page 1. IEEE, (2017)Performance Evaluation of Detection Model for Road Surface Damage using YOLO., , and . GCCE, page 216-217. IEEE, (2023)An FPGA Realization of a Deep Convolutional Neural Network Using a Threshold Neuron Pruning., , , and . ARC, volume 10216 of Lecture Notes in Computer Science, page 268-280. (2017)