( en | de | ru )

 

Disambiguation of "Sun, Shiyan"

Author of the publication

copydeleteadd this publication to your clipboard
A Fully Integrated 27.5-30.5 GHz 8-Element Phased-Array Transmit Front-end Module in 65 nm CMOS.

, , , , , , , and . A-SSCC, page 153-156. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shiyan Hu

Yü-Sün Sun

Hongtao Sun

Guolin Sun

Xianyong Sun

 

Other publications of authors with the same name

Transceiver SoC for Wireless Indoor Sensing Data-fusion., , , , , , , , , and 4 other author(s). CICC, page 1-2. IEEE, (2023)A 100 MHz-Reference, 10.3-to-11.1 GHz Quadrature PLL with 33.7-fsrms Jitter and -83.9 dBc Reference Spur Level using a -130.8 dBc/Hz Phase Noise at 1MHz offset Folded Series-Resonance VCO in 65nm CMOS., , , , , , and . CICC, page 1-2. IEEE, (2023)A New Fuzzy Weapon System Optimal Design Method with Power Index., , and . FSKD (4), page 233-238. IEEE Computer Society, (2009)A Highly-Integrated Ka-Band Direct Up-Conversion Transmitter for Satellite Communication in 65nm CMOS., , , , and . ICCT, page 617-621. IEEE, (2020)A 4.7GHz Synchronized-Multi-Reference PLL with In-Band Phase Noise Lower than Reference Phase Noise +20logNdiv., , , , , , , and . ESSCIRC, page 233-236. IEEE, (2022)An Improved Method for Predicting the Remaining Useful Life Using a Spatial-Temporal Feature Extraction Network With Attention Mechanism., , and . IEEE Access, (2024)On a Computational Method for Impact of Compressible Fluid., , and . CSO, page 18-21. IEEE Computer Society, (2012)A Multireference PLL: Theory and Implementation., , , , , , and . IEEE J. Solid State Circuits, 59 (7): 1981-1994 (July 2024)A New Method for Optimal Configuration of Weapon System., , and . ISICA, volume 5821 of Lecture Notes in Computer Science, page 487-493. Springer, (2009)An 11.4-to-16.4GHz FMCW Digital PLL with Cycle-slipping Compensation and Back-tracking DPD Achieving 0.034% RMS Frequency Error under 3.4-GHz Chirp Bandwidth and 960-MHz/μs Chirp Slope., , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)