Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Effective power network prototyping via statistical-based clustering and sequential linear programming.

S. Liu, C. Lee, C. Huang, H. Chen, C. Lin, and C. Lee. DATE, page 1701-1706. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chia-Lin Lee

Shu-Chia Lee

Pin-Chia Lee

Wei Chia Lee

Chia-shun Lee

Other publications of authors with the same name

A power delivery network (PDN) engineering change order (ECO) approach for repairing IR-drop failures after the routing stage.T. Tseng, C. Lin, C. Lee, Y. Chou, and D. Kwai. VLSI-DAT, page 1-4. IEEE, (2014)3-D centric technology and realization with TSV.C. Lin, C. Lee, T. Tseng, D. Kwai, and Y. Chou. VLSI-DAT, page 1-4. IEEE, (2012)I-LUTSim: An iterative look-up table based thermal simulator for 3-D ICs.C. Pan, Y. Lee, P. Huang, C. Yang, C. Lin, C. Lee, Y. Chou, and D. Kwai. ASP-DAC, page 151-156. IEEE, (2013)SRAM Cell Current in Low Leakage Design.D. Kwai, C. Hsiao, C. Kuo, C. Chuang, M. Hsu, Y. Chen, Y. Sung, H. Pan, C. Lee, M. Chang and 1 other author(s). MTDT, page 65-70. IEEE Computer Society, (2006)Hierarchical power network synthesis for multiple power domain designs.C. Lee, S. Liu, C. Huang, H. Chen, C. Lin, and C. Lee. ISQED, page 477-482. IEEE, (2012)A computer designed half Gb 16-channel 819Gb/s high-bandwidth and 10ns low-latency DRAM for 3D stacked memory devices using TSVs.P. Luo, C. Chen, Y. Sung, W. Wu, H. Shih, C. Lee, K. Lee, M. Li, M. Lung, C. Lu and 11 other author(s). VLSIC, page 186-. IEEE, (2015)Enabling inter-die co-optimization in 3-D IC with TSVs.C. Lin, T. Tseng, Y. Chou, C. Lee, and D. Kwai. VLSI-DAT, page 1-4. IEEE, (2013)A New Methodology for Noise Sensor Placement Based on Association Rule Mining.Y. Hung, S. Fang, H. Chen, S. Chen, C. Lin, and C. Lee. ACM Great Lakes Symposium on VLSI, page 81-86. ACM, (2016)FlexiVia ROM Compiler Programmable on Different Via Layers Based on Top Metal Assignment.D. Kwai, Y. Chou, M. Chang, S. Yang, D. Chen, M. Hsu, Y. Liao, S. Lin, Y. Sung, C. Lee and 1 other author(s). MTDT, page 28-33. IEEE Computer Society, (2006)Effective power network prototyping via statistical-based clustering and sequential linear programming.S. Liu, C. Lee, C. Huang, H. Chen, C. Lin, and C. Lee. DATE, page 1701-1706. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

BibSonomy

Disambiguation of "Lee, Chia-Hsin"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Effective power network prototyping via statistical-based clustering and sequential linear programming.

Please choose a person to relate this publication to

Chia-Lin Lee

Shu-Chia Lee

Pin-Chia Lee

Wei Chia Lee

Chia-shun Lee

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lee, Chia-Hsin"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Effective power network prototyping via statistical-based clustering and sequential linear programming.

Please choose a person to relate this publication to

Chia-Lin Lee

Shu-Chia Lee

Pin-Chia Lee

Wei Chia Lee

Chia-shun Lee

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Effective power network prototyping via statistical-based clustering and sequential linear programming.