( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Automated analog IC design constraints generation for a layout-aware sizing approach.

, , , и . SMACD, стр. 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Lourenço Chiluvane

Ulrike Wiescholek Lourenço

Marta Lourenço Conceição Luz

Alberto Düringer Lourenço Silva

Edward Kweku Nunoo

 

Другие публикации лиц с тем же именем

GENOM-POF: multi-objective evolutionary synthesis of analog ICs with corners validation., и . GECCO, стр. 1119-1126. ACM, (2012)Evolving Cut-Off Mechanisms and Other Work-Stealing Parameters for Parallel Programs., , и . EvoApplications (1), том 10199 из Lecture Notes in Computer Science, стр. 757-772. (2017)Automatic generation of neural networks with structured Grammatical Evolution., , , и . CEC, стр. 1557-1564. IEEE, (2017)The Optimization Ability of Evolved Strategies., , и . EPIA, том 9273 из Lecture Notes in Computer Science, стр. 226-237. Springer, (2015)Automatic Evolution of AutoEncoders for Compressed Representations., , , , и . CEC, стр. 1-8. IEEE, (2018)AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation., , , , и . Integr., (2016)A 20 DB Gain Two-Stage Low-Noise Amplifier with High Yield for 5 GHz Applications., , , , , и . SMACD, стр. 1-4. IEEE, (2018)On the Exploration of Design Tradeoffs in Analog IC Placement with Layout-dependent Effects., , , и . SMACD, стр. 25-28. IEEE, (2019)Automated analog IC design constraints generation for a layout-aware sizing approach., , , и . SMACD, стр. 1-4. IEEE, (2016)Yield optimization using k-means clustering algorithm to reduce Monte Carlo simulations., , , , и . SMACD, стр. 1-4. IEEE, (2016)