( en | de | ru )

 

Disambiguation of "Marrakchi, Zied"

Author of the publication

copydeleteadd this publication to your clipboard
Design and optimization of heterogeneous tree-based FPGA using 3D technology.

, , and . FPT, page 334-337. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mounir Marrakchi

Sascha Marrakchi

Zied Aouini

Jan Zieder

Klaus Ziedler

 

Other publications of authors with the same name

Exploration and optimization of tree-based FPGA architectures. (Exploration et optimisation d'architectures FPGA arborescentes).. Pierre and Marie Curie University, Paris, France, (2008)Designing a 3D tree-based FPGA: Optimization of butterfly programmable interconnect topology using 3D technology., , and . 3DIC, page 1-8. IEEE, (2013)New CAD Tools to ConFigure Tree-Based Embedded FPGA., , , , and . HPCS, page 643-649. IEEE, (2019)Exploration of Clustering Algorithms effects on Mesh of Clusters based FPGA Architecture Performance., , , , and . HPCS, page 658-665. IEEE, (2019)Designing 3D tree-based FPGA: Interconnect optimization and thermal analysis., , and . NEWCAS, page 1-4. IEEE, (2013)Implementation of Scalable Embedded FPGA for SOC., , , and . ReCoSoC, page 59-62. Univ. Montpellier II, (2005)Performances improvement of FPGA using novel multilevel hierarchical interconnection structure., , , and . ICCAD, page 675-679. ACM, (2006)Efficient Mesh of Tree Interconnect for FPGA Architecture., , , and . FPT, page 269-272. IEEE, (2007)TSV count minimization and thermal analysis for 3D Tree-based FPGA., , and . ICICDT, page 223-226. IEEE, (2013)Data level parallelism for H264/AVC baseline intra-prediction chain on MPSoC., , , , and . SSD, page 1-4. IEEE, (2013)