( en | de | ru )

 

Disambiguation of "Gerstlauer, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
Sampling-based binary-level cross-platform performance estimation.

, , , , and . DATE, page 1709-1714. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Johannes Gerstlauer

Ulrich Gerstlauer

Achim Gerstlauer

Carmen Gerstlauer

Michael Gerstlauer

 

Other publications of authors with the same name

High-level synthesis of approximate hardware under joint precision and voltage scaling., , and . DATE, page 187-192. IEEE, (2017)Sampling-based binary-level cross-platform performance estimation., , , , and . DATE, page 1709-1714. IEEE, (2017)Performance and Energy Simulation of Spiking Neuromorphic Architectures for Fast Exploration., , , , and . ICONS, page 19:1-19:4. ACM, (2023)Wave-PIM: Accelerating Wave Simulation Using Processing-in-Memory., , , , , , , and . ICPP, page 8:1-8:11. ACM, (2021)Optimizing GPGPU Kernel Summation for Performance and Energy Efficiency., , , , and . ICPP Workshops, page 123-132. IEEE Computer Society, (2016)RTOS Modeling for System Level Design., , and . DATE, page 10130-10135. IEEE Computer Society, (2003)Dynamic power and performance back-annotation for fast and accurate functional hardware simulation., , and . DATE, page 1126-1131. ACM, (2015)The next generation of virtual prototyping: ultra-fast yet accurate simulation of HW/SW systems., , , , , , and . DATE, page 1698-1707. ACM, (2015)Statistical Pattern Based Modeling of GPU Memory Access Streams., , , , and . DAC, page 81:1-81:6. ACM, (2017)RTOS scheduling in transaction level models., , and . CODES+ISSS, page 31-36. ACM, (2003)