( en | de | ru )

 

Disambiguation of "Gerstlauer, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
High-level synthesis of approximate hardware under joint precision and voltage scaling.

, , and . DATE, page 187-192. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Johannes Gerstlauer

Ulrich Gerstlauer

Achim Gerstlauer

Carmen Gerstlauer

Michael Gerstlauer

 

Other publications of authors with the same name

Dynamic resolution in distributed cyber-physical system simulation., , and . SIGSIM-PADS, page 277-284. ACM, (2013)MASES: Mobility And Slack Enhanced Scheduling For Latency-Optimized Pipelined Dataflow Graphs., , and . SCOPES, page 104-109. ACM, (2018)Special Session: Machine Learning for Embedded System Design., , , , , , , , , and 1 other author(s). CODES+ISSS, page 28-37. IEEE, (2023)Co-design of embedded controllers for power electronics and electric systems., , and . ISIC, page 379-383. IEEE, (2002)Learning-Based Workload Phase Classification and Prediction Using Performance Monitoring Counters., and . MLCAD, page 1-6. IEEE, (2021)Off-Chip Congestion Management for GPU-based Non-Uniform Processing-in-Memory Networks., and . PDP, page 282-289. IEEE, (2020)LACross: Learning-Based Analytical Cross-Platform Performance and Power Prediction., , and . Int. J. Parallel Program., 45 (6): 1488-1514 (2017)Real-Time Rate Distortion Optimized and Adaptive Low Complexity Algorithms for Video Streaming., , and . SysCon, page 1-8. IEEE, (2019)Automated, retargetable back-annotation for host compiled performance and power modeling., , and . CODES+ISSS, page 36:1-36:10. IEEE, (2013)Multi-level approximate logic synthesis under general error constraints., , and . ICCAD, page 504-510. IEEE, (2014)