( en | de | ru )

 

Disambiguation of "Nakada, Takashi"

Author of the publication

copydeleteadd this publication to your clipboard
An Accurate and Efficient Time-Division Parallelization of Cycle Accurate Architectural Simulators.

, , , and . Annual Simulation Symposium, page 247-255. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takashi Seki

Tatsuya Nakada

Takashi Numaguchi

Takashi Tsuno

Takashi Iwata

 

Other publications of authors with the same name

GPGPU Implementation of Variational Bayesian Gaussian Mixture Models., , and . CANDAR, page 185-190. IEEE, (2019)D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory., , , , , , , , and . DATE, page 1813-1818. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A Minimal Roll-Back Based Recovery Scheme for Fault Toleration in Pipeline Processors., , , , , and . PRDC, page 237-238. IEEE Computer Society, (2010)Energy-aware task scheduling for near real-time periodic tasks on heterogeneous multicore processors., , , , , , and . VLSI-SoC, page 1-6. IEEE, (2017)An Accurate and Efficient Time-Division Parallelization of Cycle Accurate Architectural Simulators., , , and . Annual Simulation Symposium, page 247-255. IEEE Computer Society, (2007)An accurate and efficient simulation-based analysis for worst case interruption delay., , and . CASES, page 2-12. ACM, (2006)7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme., , , , , , , , , and 3 other author(s). ISSCC, page 132-133. IEEE, (2016)LAPP: A Low Power Array Accelerator with Binary Compatibility., , , , , and . IPDPS Workshops, page 854-862. IEEE, (2011)A Feasibility Study of Programmable Analog Calculation Unit for Approximate Computing., , and . CANDAR, page 180-186. IEEE Computer Society, (2017)Runtime multi-optimizations for energy efficient on-chip interconnections1., , , , , and . ICCD, page 455-458. IEEE Computer Society, (2015)