( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Going Further With Winograd Convolutions: Tap-Wise Quantization for Efficient Inference on 4x4 Tile.

, , , , и . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andri Pramono

Hans Werner Renzow

Gustav Renzow

Renzo Vitale

Andri Prasetyo

 

Другие публикации лиц с тем же именем

Ara2: Exploring Single- and Multi-Core Vector Processing with an Efficient RVV1.0 Compliant Open-Source Processor., , , , и . CoRR, (2023)YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration, , , и . (2016)cite arxiv:1606.05487.Going Further With Winograd Convolutions: Tap-Wise Quantization for Efficient Inference on 4x4 Tiles., , , , и . MICRO, стр. 582-598. IEEE, (2022)MemPool Meets Systolic: Flexible Systolic Computation in a Large Shared-Memory Processor Cluster., , , , , и . DATE, стр. 1-2. IEEE, (2023)RNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures., , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (9): 1624-1637 (2021)A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design., , , , , и . ASAP, стр. 43-51. IEEE, (2022)Flex-SFU: Accelerating DNN Activation Functions by Non-Uniform Piecewise Approximation., , и . DAC, стр. 1-6. IEEE, (2023)Extending the RISC-V ISA for Efficient RNN-based 5G Radio Resource Management., , и . DAC, стр. 1-6. IEEE, (2020)Hyperdrive: A Multi-Chip Systolically Scalable Binary-Weight CNN Inference Engine., , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (2): 309-322 (2019)MemPool: A Scalable Manycore Architecture With a Low-Latency Shared L1 Memory., , , и . IEEE Trans. Computers, 72 (12): 3561-3575 (декабря 2023)