( en | de | ru )

 

Disambiguation of "Karunaratne, Geethan"

Author of the publication

copydeleteadd this publication to your clipboard
Graphene-based Wireless Agile Interconnects for Massive Heterogeneous Multi-chip Processors.

, , , , , , , , , , , , , , , , , , , , and . CoRR, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pasan Karunaratne

 

Other publications of authors with the same name

HERMES Core - A 14nm CMOS and PCM-based In-Memory Compute Core using an array of 300ps/LSB Linearized CCO-based ADCs and local digital processing., , , , , , , , , and 14 other author(s). VLSI Circuits, page 1-2. IEEE, (2021)ESSOP: Efficient and Scalable Stochastic Outer Product Architecture for Deep Learning., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)Deep learning acceleration based on in-memory computing., , , , , , , , , and 7 other author(s). IBM J. Res. Dev., 63 (6): 7:1-7:16 (2019)Decoding Superpositions of Bound Symbols Represented by Distributed Representations., , , , and . NeSy, volume 3432 of CEUR Workshop Proceedings, page 279-288. CEUR-WS.org, (2023)Constrained Few-shot Class-incremental Learning., , , , , and . CVPR, page 9047-9057. IEEE, (2022)Applications of Computation-In-Memory Architectures based on Memristive Devices., , , , , , , , , and 3 other author(s). DATE, page 486-491. IEEE, (2019)Real-time Language Recognition using Hyperdimensional Computing on Phase-change Memory Array., , , , and . AICAS, page 1. IEEE, (2021)In-memory Vector Symbolic Architectures.. ETH Zurich, Zürich, Switzerland, (2023)base-search.net (ftethz:oai:www.research-collection.ethz.ch:20.500.11850/625319).Wireless On-Chip Communications for Scalable In-memory Hyperdimensional Computing., , , , , and . IJCNN, page 1-8. IEEE, (2022)Architecting more than Moore: wireless plasticity for massive heterogeneous computer architectures (WiPLASH)., , , , , , , , , and 12 other author(s). CF, page 191-193. ACM, (2021)