Author of the publication

Real-time Language Recognition using Hyperdimensional Computing on Phase-change Memory Array.

, , , , and . AICAS, page 1. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parallel convolution processing using an integrated photonic tensor core., , , , , , , , , and 5 other author(s). CoRR, (2020)A Flexible and Fast PyTorch Toolkit for Simulating Training and Inference on Analog Crossbar Arrays., , , , , , , , and . AICAS, page 1-4. IEEE, (2021)Mushroom-Type phase change memory with projection liner: An array-level demonstration of conductance drift and noise mitigation., , , , , , , , , and 21 other author(s). IRPS, page 1-6. IEEE, (2021)An efficient synaptic architecture for artificial neural networks., , , , , , , , and . NVMTS, page 1-4. IEEE, (2017)Applications of Computation-In-Memory Architectures based on Memristive Devices., , , , , , , , , and 3 other author(s). DATE, page 486-491. IEEE, (2019)Temperature Compensation Schemes for In-Memory Computing using Phase-Change Memory., , , , and . AICAS, page 286-290. IEEE, (2020)Accurate Weight Mapping in a Multi-Memristive Synaptic Unit., , , , , , , , , and . ISCAS, page 1-5. IEEE, (2021)ML-HW Co-Design of Noise-Robust TinyML Models and Always-On Analog Compute-in-Memory Edge Accelerator., , , , , , , , , and . IEEE Micro, 42 (6): 76-87 (2022)Gradient descent-based programming of analog in-memory computing cores., , , , , , , , , and 4 other author(s). CoRR, (2023)Energy Efficient In-memory Hyperdimensional Encoding for Spatio-temporal Signal Processing., , , , , , and . CoRR, (2021)