( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by Adaptive ECC Allocation.

, , и . DATE, стр. 1484-1489. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mehdi Asadi

Behrang Asadi

Awat Asadi

Hamed Asadi

Nima Asadi

 

Другие публикации лиц с тем же именем

Obtaining FPGA soft error rate in high performance information systems., , , и . Microelectron. Reliab., 49 (5): 551-557 (2009)A Fast Analytical Approach to Multi-cycle Soft Error Rate Estimation of Sequential Circuits., , , и . DSD, стр. 797-800. IEEE Computer Society, (2010)Soft Error Modeling and Protection for Sequential Elements., и . DFT, стр. 463-474. IEEE Computer Society, (2005)FPGA-Based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy Logic., , , и . IEEE Embed. Syst. Lett., 7 (2): 46-50 (2015)PADSA: Priority-Aware Block Data Storage Architecture for Edge Cloud Serving Autonomous Vehicles., , и . VNC, стр. 170-177. IEEE, (2021)Re-architecting I/O Caches for Emerging Fast Storage Devices., , , , , и . ASPLOS (3), стр. 542-555. ACM, (2023)3RSeT: Read Disturbance Rate Reduction in STT-MRAM Caches by Selective Tag Comparison., , и . IEEE Trans. Computers, 71 (6): 1305-1319 (2022)DiskAccel: Accelerating Disk-Based Experiments by Representative Sampling., , и . SIGMETRICS, стр. 297-308. ACM, (2015)A power-efficient reconfigurable architecture using PCM configuration technology., , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)FTSPM: A Fault-Tolerant ScratchPad Memory., , , , и . DSN, стр. 1-10. IEEE Computer Society, (2013)