( en | de | ru )

 

Disambiguation of "Wang, Ziqiang"

Author of the publication

copydeleteadd this publication to your clipboard
High Resolution Joint Angle and Delay Estimation Using IEEE 802.11ac.

, , , and . VTC Fall, page 1-5. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ziqiang Spoerl

Ziqiang Diao

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylation. Uni Marburg, (2009)

Sha Wang

 

Other publications of authors with the same name

Equipment Maintenance Support Decision Method Research Based on Big Data., and . GSKI (2), volume 849 of Communications in Computer and Information Science, page 544-551. Springer, (2017)A PSO-Based Classification Rule Mining Algorithm., , and . ICIC (2), volume 4682 of Lecture Notes in Computer Science, page 377-384. Springer, (2007)A 10 GHz 56 fsrms-integrated-jitter and -247 dB FOM ring-VCO based injection-locked clock multiplier with a continuous frequency-tracking loop in 65 nm CMOS., , , , , , , , and . CICC, page 1-4. IEEE, (2017)A 5-50 Gb/s quarter rate transmitter with a 4-tap multiple-MUX based FFE in 65 nm CMOS., , , , , , , and . ESSCIRC, page 305-308. IEEE, (2016)Collaborative Filtering Algorithm Based on Mutual Information., and . APWeb, volume 3007 of Lecture Notes in Computer Science, page 405-415. Springer, (2004)Enhancing Kernel Maximum Margin Projection for Face Recognition., and . J. Softw., 8 (3): 724-730 (2013)A new method based on PSR and EA-GMDH for host load prediction in cloud computing system., , , , , , and . J. Supercomput., 68 (3): 1402-1417 (2014)Common Subspace Based Low-Rank and Joint Sparse Representation for Multi-view Face Recognition., , , , and . ICIG (3), volume 11903 of Lecture Notes in Computer Science, page 145-156. Springer, (2019)A 6.4 Gb/s data lane design for forwarded clock receiver in 65nm CMOS., , , , , and . MWSCAS, page 936-939. IEEE, (2012)A 25Gb/s serial-link repeater with receiver equalization and transmitter de-emphasis in 0.13μm SiGe BiCMOS., , , , , and . MWSCAS, page 527-530. IEEE, (2017)