Author of the publication

A Time-Division Multiplexing Signaling Scheme for Inter-Symbol/Channel Interference Reduction in Low-Power Multi-Drop Memory Links.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (12): 1387-1391 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion (Abstract Only)., , , , and . FPGA, page 262. ACM, (2015)Design optimization of polyphase digital down converters for extremely high frequency wireless communications., , and . VLSI-SoC, page 207-212. IEEE, (2015)A 1V-Supply $1.85V_PP$ -Input-Range 1kHz-BW 181.9dB-FOMDR179.4dB-FOMSNDR 2nd-Order Noise-Shaping SAR-ADC with Enhanced Input Impedance in 0.18μm CMOS., , , , , , , , and . ISSCC, page 484-485. IEEE, (2023)BEE-SLAM: A 65nm 17.96 TOPS/W 97.55%-Sparse-Activity Hybrid Mixed-Signal/Digital Multi-Agent Neuromorphic SLAM Accelerator for Swarm Robotics., , , , and . CICC, page 1-2. IEEE, (2024)Design Considerations and Performance Trade-Offs for 56Gb/s Discrete Multi-Tone Electrical Link., , , , and . MWSCAS, page 1147-1150. IEEE, (2019)Area Optimization of the Feed-Forward Equalizer for ADC-Based High-Speed Wireline Receiver Using Channel Characteristics., , and . ICEIC, page 1-3. IEEE, (2024)Architectural modeling of a multi-tone/single-sideband serial link transceiver for lossy wireline data links., and . APCCAS, page 164-167. IEEE, (2016)A Study on the Programming Structures for RRAM-Based FPGA Architectures., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (4): 503-516 (2016)Far-End Crosstalk Cancellation With MIMO OFDM for >200 Gb/s ADC-Based Serial Links.. IEEE Trans. Circuits Syst. II Express Briefs, 70 (1): 81-85 (2023)A Study on the Effects of Power Loading Profile in Discrete Multitone Wireline Serial-Data Transceiver with Fixed-Point DSP-SerDes Simulator., , and . ICEIC, page 1-4. IEEE, (2024)