( en | de | ru )

 

Disambiguation of "Nakamura, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
Evaluation of Pseudo Vector Processor Based on Slide-Windowed Registers.

, , , , , , and . HICSS (1), page 368-377. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shin'ichiro Nakamura

Makoto Nakamura

Akira Nakamura

Hiroshi Kawabe

Hiroshi Murata

 

Other publications of authors with the same name

An asynchronous federated learning focusing on updated models for decentralized systems with a practical framework., , , , and . COMPSAC, page 1147-1154. IEEE, (2023)The Design and Implementation of Scalable Deep Neural Network Accelerator Cores., , , , , , , and . MCSoC, page 13-20. IEEE Computer Society, (2017)Power Management of Wireless Sensor Nodes with Coordinated Distributed Reinforcement Learning., , and . ICCD, page 638-647. IEEE, (2019)Distributed Synchronous Control Units for Dataflow Graphs under Allocation of Telescopic Arithmetic Units., , , , , and . DATE, page 10276-10281. IEEE Computer Society, (2003)Energy-Efficient Continuous Task Scheduling for Near Real-Time Periodic Tasks., , , , , and . DSDIS, page 675-681. IEEE Computer Society, (2015)A Small, Fast and Low-Power Register File by Bit-Partitioning., and . HPCA, page 40-49. IEEE Computer Society, (2005)Dynamic power control with a heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect., , , , , , , , , and . FPT, page 293-296. IEEE, (2012)Efficient leakage power saving by sleep depth controlling for Multi-mode Power Gating., , , and . ISQED, page 625-632. IEEE, (2012)Stepwise sleep depth control for run-time leakage power saving., , , and . ACM Great Lakes Symposium on VLSI, page 233-238. ACM, (2012)Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating., , , , , , , and . ISSoC, page 1-7. IEEE, (2014)