Author of the publication

A lossless frame recompression scheme for reducing DRAM power in video encoding.

, , and . ISCAS, page 677-680. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Merge mode based fast inter prediction for HEVC., , , and . VCIP, page 1-4. IEEE, (2015)Approximate-DCT-Derived Measurement Matrices with Row-Operation-Based Measurement Compression and its VLSI Architecture for Compressed Sensing., , , and . IEICE Trans. Electron., 101-C (4): 263-272 (2018)An independent bandwidth reduction device for HEVC VLSI video system., , , , and . ISCAS, page 609-612. IEEE, (2015)Interlaced asymmetric search range assignment for bidirectional motion estimation., , and . ICIP, page 1557-1560. IEEE, (2012)A High Performance HEVC De-Blocking Filter and SAO Architecture for UHDTV Decoder., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (12): 2612-2622 (2013)An area-efficient 4/8/16/32-point inverse DCT architecture for UHDTV HEVC decoder., , , , and . VCIP, page 197-200. IEEE, (2014)A Bandwidth Reduction Scheme and Its VLSI Implementation for H.264/AVC Motion Vector Decoding., , , and . PCM (2), volume 6298 of Lecture Notes in Computer Science, page 52-61. Springer, (2010)A Low-Complexity HEVC Intra Prediction Algorithm Based on Level and Mode Filtering., , and . ICME, page 1085-1090. IEEE Computer Society, (2012)An FPGA-based 4K UHDTV H.264/AVC video decoder., , and . ICME Workshops, page 1-4. IEEE Computer Society, (2013)A 16-65 cycles/MB H.264/AVC motion compensation architecture for Quad-HD applications., , , and . EUSIPCO, page 729-733. IEEE, (2011)