( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions.

, , , и . ISCA, стр. 25-36. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vinay Devadas

Deepika Devadas

Srinivas Jagarlamudi

Srinivas Yarlanki

Girish Srinivas

 

Другие публикации лиц с тем же именем

A text-compression-based method for code size minimization in embedded systems, , и . ACM Trans. Des. Autom. Electron. Syst., 4 (1): 12--38 (1999)A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines., , и . DAC, стр. 601-606. IEEE Computer Society Press, (1990)Approaches to Multi-level Sequential Logic Synthesis.. DAC, стр. 270-276. ACM Press, (1989)TARDIS: Timestamp based Coherence Algorithm for Distributed Shared Memory., и . CoRR, (2015)Analytical cache models with applications to cache partitioning., , и . ICS, стр. 1-12. ACM, (2001)Proxy-based security protocols in networked mobile devices., , , , , и . SAC, стр. 265-272. ACM, (2002)The Art of Labeling: Task Augmentation for Private(Collaborative) Learning on Transformed Data., и . IACR Cryptol. ePrint Arch., (2021)Power estimation methods for sequential logic circuits., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 3 (3): 404-416 (1995)Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (3): 373-383 (1992)Computation of floating mode delay in combinational circuits: practice and implementation., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (12): 1924-1936 (1993)