( en | de | ru )

 

Disambiguation of "Schaffner, Michael"

Author of the publication

copydeleteadd this publication to your clipboard
Hydra: An Accelerator for Real-Time Edge-Aware Permeability Filtering in 65nm CMOS.

, , , , , , and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michael Schaffner

Michael Schaffner

Michael Schaffner

Michael Schaffner

Lothar Schäffner

 

Other publications of authors with the same name

Hydra: An Accelerator for Real-Time Edge-Aware Permeability Filtering in 65nm CMOS., , , , , , and . ISCAS, page 1-5. IEEE, (2018)FPGA Implementation of a Kalman-Based Motion Estimator for Levitated Nanoparticles., , , , , , , , , and 3 other author(s). IEEE Trans. Instrum. Meas., 68 (7): 2374-2386 (2019)Network-accelerated non-contiguous memory transfers., , , , , , , , , and . SC, page 56:1-56:14. ACM, (2019)An accurate system for optimal state estimation of a levitated nanoparticle., , , , , , , , , and 1 other author(s). SAS, page 1-6. IEEE, (2018)Spatially-Varying Image Warping: Evaluations and VLSI Implementations., , , , , , and . VLSI-SoC (Selected Papers), volume 418 of IFIP Advances in Information and Communication Technology, page 64-87. Springer, (2012)A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets, , , and . (2018)SYNFI: Pre-Silicon Fault Analysis of an Open-Source Secure Element., , , , , , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2022 (4): 56-87 (2022)MADmax: A 1080p stereo-to-multiview rendering ASIC in 65 nm CMOS based on image domain warping., , , , , and . ESSCIRC, page 61-64. IEEE, (2013)A general-transformation EWA view rendering engine for 1080p video in 130 nm CMOS., , , , and . VLSI-SoC, page 105-110. IEEE, (2012)NTX: An Energy-efficient Streaming Accelerator for Floating-point Generalized Reduction Workloads in 22 nm FD-SOI., , and . DATE, page 662-667. IEEE, (2019)