Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA Accelerated FPGA Placement.

S. Dhar, L. Singhal, M. Iyer, and D. Pan. FPL, page 404-410. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Tse-chien Pan

Z Taufig

Petra Pan

Xiaoqing Pan

Weiqing Pan

Other publications of authors with the same name

Pre-RMSNorm and Pre-CRMSNorm Transformers: Equivalent and Efficient Pre-LN Transformers.Z. Jiang, J. Gu, H. Zhu, and D. Pan. CoRR, (2023)Multi-Scale High-Resolution Vision Transformer for Semantic Segmentation.J. Gu, H. Kwon, D. Wang, W. Ye, M. Li, Y. Chen, L. Lai, V. Chandra, and D. Pan. CoRR, (2021)Silicon photonic subspace neural chip for hardware-efficient deep learning.C. Feng, J. Gu, H. Zhu, Z. Ying, Z. Zhao, D. Pan, and R. Chen. CoRR, (2021)QuantumSEA: In-Time Sparse Exploration for Noise Adaptive Quantum Circuits.T. Chen, Z. Zhang, H. Wang, J. Gu, Z. Li, D. Pan, F. Chong, S. Han, and Z. Wang. CoRR, (2024)Towards Memory-Efficient Neural Networks via Multi-Level in situ Generation.J. Gu, H. Zhu, C. Feng, M. Liu, Z. Jiang, R. Chen, and D. Pan. ICCV, page 5209-5218. IEEE, (2021)Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization.Y. Zhang, W. Lyu, W. Luk, F. Yang, H. Zhou, D. Zhou, D. Pan, and X. Zeng. IEEE Trans. Very Large Scale Integr. Syst., 26 (9): 1613-1626 (2018)Light in AI: Toward Efficient Neurocomputing With Optical Neural Networks - A Tutorial.J. Gu, C. Feng, H. Zhu, R. Chen, and D. Pan. IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2581-2585 (2022)Impact of Mechanical Stress on the Full Chip Timing for Through-Silicon-Via-based 3-D ICs.K. Athikulwongse, J. Yang, D. Pan, and S. Lim. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (6): 905-917 (2013)Subresolution Assist Feature Generation With Supervised Data Learning.X. Xu, Y. Lin, M. Li, T. Matsunawa, S. Nojima, C. Kodama, T. Kotani, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (6): 1225-1236 (2018)PiPSim: A Behavior-Level Modeling Tool for CNN Processing-in-Pixel Accelerators.A. Roohi, S. Tabrizchi, M. Morsali, D. Pan, and S. Angizi. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (1): 141-150 (January 2024)

BibSonomy

Disambiguation of "Pan, David Z."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA Accelerated FPGA Placement.

Please choose a person to relate this publication to

David Tse-chien Pan

Z Taufig

Petra Pan

Xiaoqing Pan

Weiqing Pan

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Pan, David Z."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML FPGA Accelerated FPGA Placement.

Please choose a person to relate this publication to

David Tse-chien Pan

Z Taufig

Petra Pan

Xiaoqing Pan

Weiqing Pan

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA Accelerated FPGA Placement.