( en | de | ru )

 

Disambiguation of "Li, Shenggao"

Author of the publication

copydeleteadd this publication to your clipboard
Interconnect in the Era of 3DIC.

, , , and . CICC, page 1-5. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Li Li

Li Li

Li Li

Li Li

Li Li

 

Other publications of authors with the same name

Current Mirrors with Tapered Stacked-Gates for Area Saving or Noise Improvement in 3nm FinFET Process., , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2024)A 0.296pJ/bit 17.9Tb/s/mm2 Die-to-Die Link in 5nm/6nm FinFET on a 9μm-Pitch 3D Package Achieving 10.24Tb/s Bandwidth at 16Gb/s PAM-4., , , , , , , , , and 10 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2024)A Lower Power CMOS Micromixer for GHz Wireless Applications., , , and . VLSI, volume 162 of IFIP Conference Proceedings, page 35-46. Kluwer, (1999)Clock generation for a 32nm server processor with scalable cores., , , , and . ISSCC, page 82-83. IEEE, (2011)Quadruped Robot Hopping on Two Legs., , , and . IROS, page 7448-7455. IEEE, (2021)Interconnect in the Era of 3DIC., , , and . CICC, page 1-5. IEEE, (2022)Energy Efficient Design Through Design and Technology Co-Optimization Near the Finish Line of CMOS Scaling., , , , and . A-SSCC, page 1-3. IEEE, (2021)A Power and Area Efficient 2.5-16 Gbps Gen4 PCIe PHY in 10nm FinFET CMOS., , , , , , , , , and 11 other author(s). A-SSCC, page 5-8. IEEE, (2018)Optimizing Mixer Noise Performance: A 2.4 GHz Gilbert Downconversion Mixer for W-CDMA Application., , , and . VLSI, volume 162 of IFIP Conference Proceedings, page 1-10. Kluwer, (1999)A 22 nm 15-Core Enterprise Xeon® Processor Family., , , , , , , , , and . IEEE J. Solid State Circuits, 50 (1): 35-48 (2015)