Author of the publication

Design space exploration of reconfigurable systems for calculating flying object's optimal noise reduction paths.

, , and . FPL, page 282-287. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A generic high throughput architecture for stream processing., , , , and . FPL, page 1-5. IEEE, (2017)Variable-Length Hashing for Exact Pattern Matching., and . FPL, page 1-6. IEEE, (2006)A Systematic Evaluation of Emerging Mesh-like CMP NoCs., , , , , , and . ANCS, page 159-170. IEEE Computer Society, (2015)Open-Source SpMV Multiplication Hardware Accelerator for FPGA-Based HPC Systems., , , , , , , , and . ARC, volume 14553 of Lecture Notes in Computer Science, page 19-32. Springer, (2024)EDRA: A Hardware-Assisted Decoupled Access/Execute Framework on the Digital Market - Invited Paper., , , and . SAMOS, volume 13227 of Lecture Notes in Computer Science, page 319-330. Springer, (2021)RACOS: Transparent access and virtualization of reconfigurable hardware accelerators., and . SAMOS, page 11-19. IEEE, (2017)On the Importance of Header Classification in HW/SW Network Intrusion Detection Systems., , and . Panhellenic Conference on Informatics, volume 3746 of Lecture Notes in Computer Science, page 661-671. Springer, (2005)An FPGA-based high-throughput stream join architecture., , , and . FPL, page 1-4. IEEE, (2016)A rate-based prefiltering approach to blast acceleration., , , , and . FPL, page 631-634. IEEE, (2008)Hashing + Memory = Low Cost, Exact Pattern Matching., and . FPL, page 39-44. IEEE, (2005)