( en | de | ru )

 

Disambiguation of "Lai, Bo-Cheng"

Author of the publication

copydeleteadd this publication to your clipboard
Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment.

, , , , , , and . CHES, volume 3659 of Lecture Notes in Computer Science, page 354-365. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cheng-Yung Cheng

Waltraud Lai

Eugen Lai

Xin Lai

Mao Lai

 

Other publications of authors with the same name

A Two-Directional BigData Sorting Architecture on FPGAs., , , and . IEEE Comput. Archit. Lett., 19 (1): 72-75 (2020)Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system., , , , , , , and . DAC, page 60-65. ACM, (2003)Supporting compressed-sparse activations and weights on SIMD-like accelerator for sparse convolutional neural networks., and . ASP-DAC, page 105-110. IEEE, (2018)A Security Protocol for Biometric Smart Cards., , , and . CARDIS, USENIX, (2002)Energy-Memory-Security Tradeoffs in Distributed Sensor Networks., , and . ADHOC-NOW, volume 3158 of Lecture Notes in Computer Science, page 70-81. Springer, (2004)Reducing radio energy consumption of key management protocols for wireless sensor networks., , , and . ISLPED, page 351-356. ACM, (2004)MSIM: A Highly Parallel Near-Memory Accelerator for MinHash Sketch., , and . SOCC, page 1-6. IEEE, (2022)On Reconfiguring Memory-Centric AI Edge Devices for CIM., , , , , , , , and . ISOCC, page 262-263. IEEE, (2021)Low Latency Edge Classification GNN for Particle Trajectory Tracking on FPGAs., , , , , , , , and . FPL, page 294-298. IEEE, (2023)GRONA : A Framework for Gather-and-Reduce On Near-Memory Accelerators., , , , and . MCSoC, page 225-232. IEEE, (2023)