Author of the publication

Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment.

, , , , , , and . CHES, volume 3659 of Lecture Notes in Computer Science, page 354-365. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A side-channel leakage free coprocessor IC in 0.18µm CMOS for embedded AES-based cryptographic and biometric processing., , , , , , and . DAC, page 222-227. ACM, (2005)Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate., , , , , , , , and . ESSCIRC, page 257-260. IEEE, (2003)Secure Logic Synthesis., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 1052-1056. Springer, (2004)Changing the Odds Against Masked Logic., and . Selected Areas in Cryptography, volume 4356 of Lecture Notes in Computer Science, page 134-146. Springer, (2006)Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment., , , , , , and . CHES, volume 3659 of Lecture Notes in Computer Science, page 354-365. Springer, (2005)Securing Embedded Systems., , , and . IEEE Secur. Priv., 4 (2): 40-49 (2006)On the complexity of side-channel attacks on AES-256 - methodology and quantitative results on cache attacks., and . IACR Cryptology ePrint Archive, (2007)Place and Route for Secure Standard Cell Design., and . CARDIS, volume 153 of IFIP, page 143-158. Kluwer/Springer, (2004)Synthesis of Secure FPGA Implementations., and . IACR Cryptology ePrint Archive, (2004)Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients., , , , , , and . DAC, page 399-404. ACM, (2002)