( en | de | ru )

 

Disambiguation of "Rossi, Davide"

Author of the publication

copydeleteadd this publication to your clipboard
ControlPULP: A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration.

, , , , , , , and . SAMOS, volume 13511 of Lecture Notes in Computer Science, page 120-135. Springer, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Davide Rossi

Davide Cadamuro

Davide Pennino

Davide Pagani

Davide Batic

 

Other publications of authors with the same name

YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration, , , and . (2016)cite arxiv:1606.05487.Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters., , , , , and . CoRR, (2020)μDMA: An autonomous I/O subsystem for IoT end-nodes., , , and . PATMOS, page 1-8. IEEE, (2017)Scalable EEG seizure detection on an ultra low power multi-core architecture., , , and . BioCAS, page 86-89. IEEE, (2016)A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator With 0.22% INL., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (1): 156-160 (2021)DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs., , , , , and . IEEE Trans. Computers, 70 (8): 1253-1268 (2021)Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 3821-3832 (2020)CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration., , , , , and . CoRR, (2023)RedMule: A Mixed-Precision Matrix-Matrix Operation Engine for Flexible and Energy-Efficient On-Chip Linear Algebra and TinyML Training Acceleration., , , , and . CoRR, (2023)Reducing Load-Use Dependency-Induced Performance Penalty in the Open-Source RISC-V CVA6 CPU., , , and . DSD, page 429-435. IEEE, (2023)